



**TET ESTEL AS**  
ESTONIA

**June  
2013**

**Series  
T143-1250**

**Phase Control Press-Pack  
Thyristor  
Type T143-1250**

Center amplifying gate  
Low on-state and switching losses  
Designed for traction and industrial applications

Maximum mean on-state current	<b>I<sub>TAV</sub></b>	<b>1250 A</b>
Maximum repetitive peak off-state and reverse voltage	<b>U<sub>DRM</sub></b>	<b>200 ÷ 800 V</b>
Turn-off time	<b>t<sub>q</sub></b>	<b>125; 160; 200; 250 µs</b>
U <sub>DRM</sub> , U <sub>RRM</sub> , V	200	300
Voltage code	2	3
Tvj, °C	4	5
	6	7
	8	
	- 60 ÷ 140	

**MAXIMUM ALLOWABLE RATINGS**

Symbols and parameters		Units	T143-1250	Conditions
I <sub>TAV</sub>	Mean on-state current	A	1250 1655	Tc=83 °C, Tc=55 °C, 180° half-sine wave, 50 Hz
I <sub>TRMS</sub>	RMS on-state current	A	1960	Tc=83 °C
I <sub>TSM</sub>	Surge on-state current	kA	20 22	Tvj=140°C Tvj=25°C
I <sup>2</sup> t	Limiting load integral	kA <sup>2</sup> s	2000 2420	Tvj=140°C Tvj=25°C
U <sub>DRM</sub> , U <sub>RRM</sub>	Repetitive peak off-state and reverse voltage	V	200÷800	Tj min≤Tvj≤Tjm 180° half-sine wave, 50 Hz Gate open
U <sub>DSM</sub> , U <sub>RSM</sub>	Non-repetitive peak off-state and reverse voltage	V	300÷900	Tj min≤Tvj≤Tjm 180° half-sine wave tp=10 ms, Single pulse Gate open
(di <sub>t</sub> /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	400 200	Tvj=140°C ; Ud=0,67 U <sub>DRM</sub> , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U <sub>RGm</sub>	Peak reverse gate voltage	V	5	Tj min≤Tvj≤Tjm
T <sub>stg</sub>	Storage temperature	°C	-60÷80	
Tvj	Junction temperature	°C	-60÷140	


**CHARACTERISTICS**

U <sub>TM</sub>	Peak on-state voltage	V	1,6	Tvj=25°C, I <sub>TM</sub> =3,14 I <sub>TAV</sub>
U <sub>T(TO)</sub>	Threshold voltage	V	0,95	Tvj=140°C
R <sub>T</sub>	On-state slope resistance	mΩ	0,2	1,57 I <sub>TAV</sub> < I <sub>T</sub> < 4,71 I <sub>TAV</sub>
I <sub>DRM</sub> I <sub>RRM</sub>	Repetitive peak off-state and reverse current	mA	80 80	Tvj=140°C, UD = U <sub>DRM</sub> UR = U <sub>RRM</sub>

CHARACTERISTICS				
Symbols and parameters		Units	T143-1250	Conditions
I <sub>L</sub>	Latching current	A	1	Tvj=25°C, UD=12V Gate pulse : 10V, 5Ω, 1 µs rise time, 10µs
I <sub>H</sub>	Holding current	A	0,5	Tvj=25°C, UD=12V, Gate open
U <sub>GT</sub>	Gate trigger direct voltage	V	2,5 5,0	Tvj=25°C, Tvj=-60°C UD=12V
I <sub>GT</sub>	Gate trigger direct current	A	0,3 0,85	Tvj=25°C, Tvj=-60°C
U <sub>GD</sub>	Gate non-trigger direct voltage	V	0,25	Tvj=140°C, UD = 0,67 U <sub>DRM</sub>
I <sub>GD</sub>	Gate non-trigger direct current	mA	10	Direct gate current
t <sub>gd</sub>	Delay time	µs	3,2	Tvj=25°C, UD=500V ITM = 1250 A
t <sub>gt</sub>	Turn-on time	µs	6,3	Gate pulse : 10V, 5Ω, 1 µs rise time, 10µs
t <sub>q</sub>	Turn-off time	µs	125÷250	Tvj=140°C, ITM=1250 A di <sub>R</sub> /dt=10 A/µs, U <sub>R</sub> =100V UD = 0,67 U <sub>DRM</sub> du <sub>D</sub> /dt=50 V/µs
Q <sub>rr</sub>	Recovered charge	µC	1900	
t <sub>rr</sub>	Reverse recovery time	µs	27	Tvj=140°C, ITM=1250 A
I <sub>RRM</sub>	Peak reverse recovery current	A	140	dir/dt=10 A/µs, U <sub>R</sub> =100V
(dud/dt)crit	Critical rate of rise of off-state voltage	V/µs	500 1000	Tvj=140°C, UD = 0,67 U <sub>DRM</sub> Gate open
R <sub>thjc</sub>	Thermal resistance junction to case	°C/W	0,029	Direct current, double side cooled

ORDERING						
	T	143	1250	6	7	2
	1	2	3	4	5	6

1. Phase control thyristor.
2. Design version.
3. Mean on-state current, A.
4. Voltage code (6=600 V).
5. Critical rate of rise of off-state voltage (6 ≥ 500 V/µs, 7 ≥ 1000 V/µs).
6. Group of turn-off time (du<sub>D</sub>/dt=50 V/µs, 2 ≤ 250 µs, P2 ≤ 200 µs, 3 ≤ 160 µs, X2 ≤ 125 µs).



Mounting force : 13÷19 kN  
Weight : 210 grams