



TET ESTEL AS
ESTONIA

**February
2014**

**Series
TFI371-200**

**Fast Stud Mounted Thyristor
Type TFI371-200**

Low switching losses

Low reverse recovery charge

Distributed amplified gate for high di/dt

Maximum mean on-state current	I_{TAV}	200 A						
Maximum repetitive peak off-state and reverse voltage	U_{DRM}	1200 ÷ 2200 V						
Turn-off time	t_q	20; 25; 32 µs						
U _{DRM} , U _{RRM} , V	1200	1300	1400	1500	1600	1800	2000	2200
Voltage code	12	13	14	15	16	18	20	22
T _{vj} , °C				- 60 ÷ 125				

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	TFI371-200	Conditions
I _{TAV}	Mean on-state current	A	200	T _c =85 °C, 180° half-sine wave, 50 Hz
I _{TRMS}	RMS on-state current	A	314	T _c =85 °C
I _{TSM}	Surge on-state current	kA	6,3 6,5	T _{vj} =125°C T _{vj} =25°C tp=10 ms U _R =0
I ² t	Limiting load integral	kA ² s	198 211	T _{vj} =125°C T _{vj} =25°C
U _{DRM} , U _{RRM}	Repetitive peak off-state and reverse voltage	V	1200÷2200	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave, 50 Hz Gate open
U _{DSM} , U _{RSR}	Non-repetitive peak off-state and reverse voltage	V	1300÷2300	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave tp=10 ms, Single pulse Gate open
(di/dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	1600 800	T _{vj} =125°C ; U _d =0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U _{RGM}	Peak reverse gate voltage	V	5	T _{j min} ≤T _{vj} ≤T _{jM}
T _{stg}	Storage temperature	°C	-60÷80	
T _{vj}	Junction temperature	°C	-60÷125	


CHARACTERISTICS

U _{TM}	Peak on-state voltage	V	2,4	T _{vj} =25°C, I _{TM} =3,14 I _{TAV}
U _{T(TO)}	Threshold voltage	V	1,54	T _{vj} =125°C
R _T	On-state slope resistance	mΩ	1,32	1,57 I _{TAV} < I _T <4,71 I _{TAV}
I _{DRM} I _{RRM}	Repetitive peak off-state and reverse current	mA	50 50	T _{vj} =125°C, U _d =U _{DRM} U _R = U _{RRM}

CHARACTERISTICS				
Symbols and parameters		Units	TFI371-200	Conditions
I _L	Latching current	A	5	T _{VJ} =25°C, U _D =12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
I _H	Holding current	A	0,5	T _{VJ} =25°C, U _D =12V, Gate open
U _{GT}	Gate trigger direct voltage	V	2,5 5,0	T _{VJ} =25°C, T _{VJ} =-60°C UD=12V
I _{GT}	Gate trigger direct current	A	0,3 0,85	T _{VJ} =25°C, T _{VJ} =-60°C
U _{GD}	Gate non-trigger direct voltage	V	0,25	T _{VJ} =125°C, UD = 0,67 U _{DRM} Direct gate current
I _{GD}	Gate non-trigger direct current	mA	10	
t _{gd}	Delay time	μs	1,6	T _{VJ} =25°C, UD=500V IT _M = 200 A
t _{gt}	Turn-on time	μs	2,5	Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
t _q	Turn-off time	μs	20÷32 25÷40	T _{VJ} =125°C, IT _M =200 A di _R /dt=10 A/μs, U _R =100V UD = 0,67 U _{DRM} du _D /dt=50 V/μs du _D /dt=200 V/μs
Q _{rr}	Recovered charge	μC	220	T _{VJ} =125°C, IT _M =200 A
t _{rr}	Reverse recovery time	μs	4,0	
I _{RRM}	Peak reverse recovery current	A	110	dir/dt=50 A/μs, U _R =100V
(dud/dt)crit	Critical rate of rise of off-state voltage	V/μs	500 1000	T _{VJ} =125°C, UD = 0,67 U _{DRM} Gate open
R _{thjc}	Thermal resistance junction to case	°C/W	0,075	Direct current

ORDERING							
	TFI	371	200	20	7	6	3
	1	2	3	4	5	6	7

1. Fast thyristor with interdigitated gate structure.
2. Design version.
3. Mean on-state current, A.
4. Voltage code (20=2000 V).
5. Critical rate of rise of off-state voltage (6 ≥ 500 V/μs, 7 ≥ 1000 V/μs).
6. Group of turn-off time (du_D/dt=50 V/μs, 4 ≤ 32 μs, 5 ≤ 25μs, 6 ≤ 20 μs).
7. Group of turn-on time (3 ≤ 2,5 μs).



Tightening torque : 40 ÷ 60 Nm
Weight : 480 grams