



TET ESTEL AS
ESTONIA

**June
2013**

**Series
T453-630**

**Phase Control Press-Pack
Thyristor
Type T453-630**

Distributed amplifying gate
Low on-state and switching losses
Designed for traction and industrial applications

Maximum mean on-state current	I_{TAV}	630 A
Maximum repetitive peak off-state and reverse voltage	U_{DRM}	2400 ÷ 3600 V
Turn-off time	t_q	160; 200; 250; 320 µs
U _{DRM} , U _{RRM} , V	2400	2600
Voltage code	24	26
T _{vj} , °C	28	30
	32	34
	- 60 ÷ 125	3600
	3200	3400
	34	36

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T453-630	Conditions
I _{TAV}	Mean on-state current	A	630 1220	T _c =95 °C, T _c =55 °C, 180° half-sine wave, 50 Hz
I _{TRMS}	RMS on-state current	A	989	T _c =95 °C
I _{TSM}	Surge on-state current	kA	15 17	T _{vj} =125°C T _{vj} =25°C
I ² t	Limiting load integral	kA ² s	1125 1445	T _{vj} =125°C T _{vj} =25°C
U _{DRM} , U _{RRM}	Repetitive peak off-state and reverse voltage	V	2400÷3600	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave, 50 Hz Gate open
U _{DSM} , U _{RSRM}	Non-repetitive peak off-state and reverse voltage	V	2500÷3700	T _{j min} ≤T _{vj} ≤T _{jM} 180° half-sine wave tp=10 ms, Single pulse Gate open
(d _i /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	630 320	T _{vj} =125°C ; U _d =0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U _{RGm}	Peak reverse gate voltage	V	5	T _{j min} ≤T _{vj} ≤T _{jM}
T _{stg}	Storage temperature	°C	-60÷80	
T _{vj}	Junction temperature	°C	-60÷125	


CHARACTERISTICS

U _{TM}	Peak on-state voltage	V	2,2	T _{vj} =25°C, I _{TM} =3,14 I _{TAV}
U _{T(TO)}	Threshold voltage	V	1,47	T _{vj} =125°C
R _T	On-state slope resistance	mΩ	0,42	1,57 I _{TAV} < I _T <4,71 I _{TAV}
I _{IDRM} I _{IRRM}	Repetitive peak off-state and reverse current	mA	100 100	T _{vj} =125°C, U _d =U _{DRM} U _r =U _{RRM}

CHARACTERISTICS				
Symbols and parameters		Units	T453-630	Conditions
I _L	Latching current	A	6	Tvj=25°C, UD=12V Gate pulse : 10V, 5Ω, 1 µs rise time, 10µs
I _H	Holding current	A	0,75	Tvj=25°C, UD=12V, Gate open
U _{GT}	Gate trigger direct voltage	V	2,5 5,0	Tvj=25°C, Tvj=-60°C UD=12V
I _{GT}	Gate trigger direct current	A	0,3 0,85	Tvj=25°C, Tvj=-60°C
U _{GD}	Gate non-trigger direct voltage	V	0,25	Tvj=125°C, UD = 0,67 U _{DRM} Direct gate current
I _{GD}	Gate non-trigger direct current	mA	10	
t _{gd}	Delay time	µs	3,2	Tvj=25°C, UD=500V ITM = 630 A
t _{gt}	Turn-on time	µs	10	Gate pulse : 10V, 5Ω, 1 µs rise time, 10µs
t _q	Turn-off time	µs	160÷320	Tvj=125°C, ITM=630 A di _R /dt=10 A/µs, U _R =100V UD = 0,67 U _{DRM} du _D /dt=50 V/µs
Q _{rr}	Recovered charge	µC	2500	Tvj=125°C, ITM=630 A dir/dt=10 A/µs, UR=100V
t _{rr}	Reverse recovery time	µs	35	
I _{RRM}	Peak reverse recovery current	A	143	
(dud/dt)crit	Critical rate of rise of off-state voltage	V/µs	500 1000	
R _{thjc}	Thermal resistance junction to case	°C/W	0,021	Direct current, double side cooled

ORDERING						
	T	453	630	34	7	3
	1	2	3	4	5	6

- Phase control thyristor.
- Design version.
- Mean on-state current, A.
- Voltage code (34=3400 V).
- Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V/}\mu\text{s}$, $7 \geq 1000 \text{ V/}\mu\text{s}$).
- Group of turn-off time ($\text{du}_D/\text{dt}=50 \text{ V/}\mu\text{s}$, $K_2 \leq 320 \mu\text{s}$, $2 \leq 250 \mu\text{s}$; $P_2 \leq 200 \mu\text{s}$; $3 \leq 160 \mu\text{s}$).



Mounting force : 19 ÷ 28 kN
Weight : 580 grams